

## CLAIMS

What is claimed is:

- 1 1. A processor comprising:
  - 2 a first processing entity;
  - 3 a second processing entity; and
  - 4 a plurality of registers to allow communication between the first processing
  - 5 entity and the second processing entity, wherein the plurality of registers are cross-
  - 6 decoded by the first processing entity and the second processing entity.
- 1 2. A processor as recited in claim 1, wherein the first and second processing entities are
- 2 separate cores of the processor.
- 1 3. A processor as recited in claim 1, wherein the first and second processing entities are
- 2 separate threads of the processor.
- 1 4. A microprocessor comprising:
  - 2 a first core;
  - 3 a second core;
  - 4 a first register to communicate information from the first core to the second core,
  - 5 wherein the first register is decoded by the first core to have a first register name and is
  - 6 decoded by the second core to have a second register name; and

7           a second register to communicate information from the second core to the first  
8   core, wherein the second register is decoded by the first core to have the second register  
9   name and decoded by the second core to have the first register name.

1   5. A microprocessor as recited in claim 4, wherein the first register is to communicate  
2   information only from the first core to the second core, and the second register is to  
3   communicate information only from the second core to the first core.

4   6. A microprocessor as recited in claim 4, wherein the first and second registers each  
5   include a bit used to synchronize operation of the first core and the second core.

6   7. A multi-thread microprocessor comprising:

7           a core to execute a first thread concurrently with a second thread;  
8           a first register to communicate information from the first thread to the second  
9   thread, wherein the first register is decoded by the first thread to have a first register  
1   name and is decoded by the second thread to have a second register name; and  
2           a second register to communicate information from the second thread to the first  
3   thread, wherein the second register is decoded by the first thread to have the second  
4   register name and decoded by the second thread to have the first register name.

5   1   8. A microprocessor as recited in claim 7, wherein the first register is to communicate  
6   information only from the first thread to the second thread, and the second register is to  
7   communicate information only from the second thread to the first thread.

1 9. A microprocessor as recited in claim 7, wherein the first and second registers each  
2 include a bit used to synchronize operation of the first thread and the second thread.

1 10. A microprocessor comprising:

2 a first processing entity;

3 a second processing entity;

4 a first register;

5 a second register;

6 means for using the first register to communicate information from the first  
7 processing entity to the second processing entity;

8 means for using the second register to communicate information from the second  
9 processing entity to the first processing entity; and

10 means for cross-decoding the first register and the second register between the  
11 first processing entity and the second processing entity.

1 11. A microprocessor as recited in claim 10, wherein the first and second processing  
2 entities are separate cores of the microprocessor.

1 12. A microprocessor as recited in claim 10, wherein the first and second processing  
2 entities are separate threads of the microprocessor.

1 13. A computer system comprising:

2 a microprocessor, the microprocessor including

3                   a first core,  
4                   a second core,  
5                   a first register to communicate information only from the first core to the  
6                   second core, wherein the first register is decoded by the first core to have a first register  
7                   name and is decoded by the second core to have a second register name,  
8                   a second register to communicate information only from the second core  
9                   to the first core, wherein the second register is decoded by the first core to have the  
10                  second register name and decoded by the second core to have the first register name,  
11                  and  
12                  a shared cache coupled to the first core and the second core;  
13                  a random access memory coupled to the microprocessor; and  
14                  a read-only memory coupled to the microprocessor and storing firmware for  
15                  execution by the microprocessor.

1       14. A computer system as recited in claim 13, wherein the first register is to  
2                   communicate information only from the first thread to the second thread, and the  
3                   second register is to communicate information only from the second thread to the first  
4                   thread.

1       15. A computer system as recited in claim 13, wherein the first and second registers  
2                   each include a bit used to synchronize operation of the first core and the second core.

1 16. A multi-core microprocessor comprising:

2       a first core to operate based on a firmware layer;

3       a second core to operate based on the firmware layer; and

4       a hardware-based communication mechanism to allow communication between

5       the first core and the second core, such that the first core and the second core can

6       execute identical code paths of the firmware layer to communicate with each other.

1 17. A computer system as recited in claim 16, wherein the hardware-based

2       communication mechanism comprises:

3       a first register to communicate information from the first core to the second core,

4       wherein the first register is decoded by the first core to have a first register name and is

5       decoded by the second core to have a second register name; and

6       a second register to communicate information from the second core to the first

7       core, wherein the second register is decoded by the first core to have the second register

8       name and decoded by the second core to have the first register name.

1 18. A computer system as recited in claim 17, wherein the first register is to

2       communicate information only from the first core to the second core, and the second

3       register is to communicate information only from the second core to the first core.

1 19. A computer system as recited in claim 18, wherein the first and second registers

2       each include a bit used to synchronize operation of the first core and the second core.

1 20. A processor comprising:

2        a plurality of processing entities, each of the processing entities having

3        associated therewith a first register to enable the processing entity to receive

4        information relating to another processing entity of the plurality of processing entities

5        and a second register to enable the processing entity to output information for use by

6        another processing entity of the plurality of processing entities; and

7        a logic circuit to apply a logic operation to contents of the second register of each

8        of the processing entities and to store a result of the logic operation in the first register

9        of each of the processing entities.

10

11 21. A processor as recited in claim 20, wherein each of the plurality of processing

12        entities is a separate core of the processor.

13

14 22. A processor as recited in claim 20, wherein each of the plurality of processing

15        entities is a separate thread of the processor.

16

17 23. A multi-core microprocessor comprising:

18        a plurality of cores, each of the cores having associated therewith a first register

19        to enable the core to receive information relating to another core of the microprocessor

20        and a second register to enable the core to output information for use by another core of

21        the microprocessor; and

6           a logic circuit to apply a logic operation to contents of the second register of each  
7    of the cores and to store a result of the logic operation in the first register of each of the  
8    cores.

1    24. A microprocessor as recited in claim 23, wherein the first register of each of the  
2    cores is a read-only register, and the second register of each of the cores is a read-write  
3    register.

4    25. A microprocessor as recited in claim 23, wherein the logic circuit applies the logic  
5    operation in a bit-wise manner to said contents of the read-write register of each of the  
6    cores.

7    26. A microprocessor as recited in claim 23, wherein the logic circuit is programmable  
8    to select the logic operation.

9    27. A microprocessor as recited in claim 26, wherein the logic circuit comprises a  
10   register, the contents of which determine the logic operation in a bit-wise manner.

11   28. A multi-thread microprocessor comprising:  
12        a core to execute a first thread concurrently with a second thread; and  
13        a plurality of registers, including a first register for each of the threads to enable  
14        the thread to receive information relating to another thread of the microprocessor and a

7 second register for each of the threads to enable the thread to output information for  
8 use by another thread of the microprocessor; and  
9 a logic circuit to apply a logic operation to contents of the second register of each  
10 of the threads and to store a result of the logic operation in the first register of each of  
11 the threads.

1 29. A microprocessor as recited in claim 28, wherein the first register of each of the  
2 threads is a read-only register, and the second register of each of the threads is a read-  
3 write register.

1 30. A microprocessor as recited in claim 28, wherein the logic circuit applies the logic  
2 operation in a bit-wise manner to said contents of the read-write register of each of the  
3 threads.

1 31. A microprocessor as recited in claim 28, wherein the logic circuit is programmable  
2 to select the logic operation.

1 32. A microprocessor as recited in claim 31, wherein the logic circuit comprises a  
2 register, the contents of which determine the logic operation in a bit-wise manner.

1 33. A multi-core microprocessor comprising:  
2 a plurality of cores, each of the cores having associated therewith

3                   a read-only register to enable the core to receive information relating to  
4   another core of the microprocessor, and  
5                   a read-write register to enable the core to output information for use by  
6   another core of the microprocessor; and  
7                   a logic circuit to apply a logic operation to contents of the read-write register of  
8   each of the cores and to store a result of the logic operation in the read-only register of  
9   each of the cores.

34. A microprocessor as recited in claim 33, wherein the logic circuit applies the logic operation in a bit-wise manner to said contents of the read-write register of each of the cores.

35. A microprocessor as recited in claim 33, wherein the logic circuit is programmable to select the logic operation.

36. A microprocessor as recited in claim 35, wherein the logic circuit comprises a register, the contents of which determine the logic operation in a bit-wise manner.

37. An apparatus comprising:

a first register for each of a plurality of processing entities of a microprocessor, to enable the processing entity to input information from outside the processing entity;  
a second register for each of the processing entities, to enable the processing entity to output information;

6           means for applying a logic operation to contents of the second register of each of  
7   the processing entities; and

8           means for storing a result of the logic operation in the first register of each of the  
9   processing entities.

1   38. An apparatus as recited in claim 37, wherein each of the plurality of processing  
2   entities is a separate core of the microprocessor.

3   39. An apparatus as recited in claim 37, wherein each of the plurality of processing  
4   entities is a separate thread of the microprocessor.

5   40. An apparatus as recited in claim 37, wherein said means for applying a logic  
6   operation comprises means for applying the logic operation in a bit-wise manner.

7   41. A computer system comprising:

8        a microprocessor including a plurality of cores, each of the cores having  
9   associated therewith  
10           a read-only register to enable the core to receive information relating to  
11   another core of the microprocessor, and  
12           a read-write register to enable the core to output information for use by  
13   another core of the microprocessor; and

8           a logic circuit to apply a logic operation to contents of the read-write  
9   register of each of the cores and to store a result of the logic operation in the read-only  
10   register of each of the cores, and  
11        a random access memory coupled to the microprocessor; and  
12        a read-only memory coupled to the microprocessor and storing firmware for  
13   execution by the microprocessor.

1   42. A computer system as recited in claim 41, wherein the logic circuit applies the logic  
2   operation in a bit-wise manner to said contents of the read-write register of each of the  
3   cores.  
4  
5   43. A computer system as recited in claim 41, wherein the logic circuit is programmable  
6   to select the logic operation.  
7  
8   44. A computer system as recited in claim 43, wherein the logic circuit comprises a  
9   register, the contents of which determine the logic operation in a bit-wise manner.

1   45. A multi-core processor comprising:  
2        a first core;  
3        a second core; and  
4        a register which includes a bit used to synchronize operation of the first core and  
5   the second core.

1 46. A processor as recited in claim 45, further comprising:

2       a second register which includes a bit used to synchronize operation of the first

3       core and the second core;

4       wherein the first core is configured to execute a predetermined synchronization

5       instruction by setting the bit in the first register to a predetermined value and then

6       waiting until the bit in the second register is set to a predetermined value before

7       proceeding.

1 47. A processor as recited in claim 46, wherein the second core is configured to execute

2       the predetermined synchronization instruction by setting the bit in the second register

3       to a predetermined value and then waiting until the bit in the first register is set to a

4       predetermined value before proceeding.

1 48. A processor as recited in claim 47, wherein the first register and the second register

2       are cross-decoded by the first core and the second core.

1 49. A multi-thread processor comprising:

2       a core to execute a first thread concurrently with a second thread; and

3       a register which includes a bit used to synchronize execution of the first thread

4       and the second thread.

1 50. A processor as recited in claim 49, further comprising:

2 a second register which includes a bit used to synchronize operation of the first  
3 thread and the second thread;

4 wherein the first thread sets the bit in the first register to a predetermined value  
5 and then waits until the bit in the second register is set to a predetermined value before  
6 proceeding.

1 51. A processor as recited in claim 49, wherein the second thread sets the bit in the  
2 second register to a predetermined value and then waits until the bit in the first register  
3 is set to a predetermined value before proceeding.

4 52. A processor as recited in claim 51, wherein the first register and the second register  
5 are cross-decoded by the first thread and the second thread.

6 53. A multi-core microprocessor comprising:

7 a first core;  
8 a second core; and  
9 a first register shared by the first core and the second core to allow  
10 communication of messages between the first core and the second core, the first register  
11 including a bit used as a signal to synchronize operation of the first core and the second  
12 core.

1 13 54. A microprocessor as recited in claim 53, further comprising a second register shared  
2 14 by the first core and the second core to allow communication of messages between the

3 first core and the second core, the second register including a bit used as a signal to  
4 synchronize operation of the first core and the second core.

1 55. A microprocessor as recited in claim 54, wherein the first register and the second  
2 register are cross-decoded by the first core and the second core.

1 56. A microprocessor as recited in claim 55, wherein the first core is configured to  
2 execute a predetermined synchronization instruction by setting the bit in the first  
3 register to a predetermined value and then waiting until the bit in the second register is  
4 set to a predetermined value before proceeding.

1 57. A microprocessor as recited in claim 56, wherein the second core is configured to  
2 execute the predetermined synchronization instruction by setting the bit in the second  
3 register to a predetermined value and then waiting until the bit in the first register is set  
4 to a predetermined value before proceeding.

1 58. A microprocessor comprising:  
2 a first core;  
3 a second core;  
4 a first register to communicate information from the first core to the second core,  
5 wherein the first register includes a plurality of bits used to synchronize operation of  
6 the first core and the second core; and

7           a second register to communicate information from the second core to the first  
8           core, wherein the second register includes a plurality of bits used to synchronize  
9           operation of the first core and the second core.

1       59. A microprocessor as recited in claim 58, wherein the first register is to communicate  
2           information only from the first core to the second core, and the second register is to  
3           communicate information only from the second core to the first core.

□       60. A microprocessor as recited in claim 59, wherein the first register and the second  
□           register are cross-decoded by the first core and the second core.

□       61. A microprocessor as recited in claim 60, wherein:

□           the first core is configured to execute a predetermined synchronization  
□           instruction by setting a predetermined bit of the plurality of bits in the first register to a  
□           predetermined value and then waiting until a corresponding predetermined bit of the  
5           plurality of bits in the second register is set to a predetermined value before proceeding;  
6           and

7           the second core is configured to execute the predetermined synchronization  
8           instruction by setting a predetermined bit of the plurality of bits in the second register  
9           to a predetermined value and then waiting until a corresponding predetermined bit of  
10          the plurality of bits in the first register is set to a predetermined value before  
11          proceeding.

1 62. An apparatus comprising:

2       a first register to communicate information from a first processing entity of a

3       microprocessor to a second processing entity of the microprocessor;

4       a second register to communicate information from the second processing entity

5       to the first processing entity;

6       means for cross-decoding the first register and the second register between the

7       first processing entity and the second processing entity.

8       means for causing the first processing entity to set a predetermined bit of a

9       plurality of bits in the first register to a predetermined value;

10      means for causing the first processing entity to wait until a corresponding

11      predetermined bit of the plurality of bits in the second register is set to a predetermined

12      value before proceeding.

63. An apparatus as recited in claim 62, wherein the first and second processing entities  
2 are separate cores of the microprocessor.

1 64. An apparatus as recited in claim 62, wherein the first and second processing entities  
2 are separate threads of the microprocessor.

1 65. A computer system comprising:

2       a microprocessor including

3       a first core;

4                   a second core;

5                   a first register to communicate information from the first core to the

6    second core, wherein the first register includes a plurality of bits used to synchronize

7    operation of the first core and the second core; and

8                   a second register to communicate information from the second core to the

9    first core, wherein the second register includes a plurality of bits used to synchronize

10   operation of the first core and the second core;

11                  and

12                  a shared cache coupled to the first core and the second core;

13                  a random access memory coupled to the microprocessor; and

14                  a read-only memory coupled to the microprocessor and storing firmware for

15    execution by the microprocessor.

66. A computer system as recited in claim 65, wherein the first register is to  
2    communicate information only from the first core to the second core, and the second  
3    register is to communicate information only from the second core to the first core.

1    67. A computer system as recited in claim 66, wherein the first register and the second  
2    register are cross-decoded by the first core and the second core.

1    68. A computer system as recited in claim 67, wherein:

2 the first core is configured to execute a predetermined synchronization  
3 instruction by setting a predetermined bit of the plurality of bits in the first register to a  
4 predetermined value and then waiting until a corresponding predetermined bit of the  
5 plurality of bits in the second register is set to a predetermined value before proceeding;

6 and

7 the second core is configured to execute the predetermined synchronization  
8 instruction by setting a predetermined bit of the plurality of bits in the second register  
9 to a predetermined value and then waiting until a corresponding predetermined bit of  
10 the plurality of bits in the first register is set to a predetermined value before  
proceeding.